

12/PRTS

10/500931  
DT04 Rec'd PCT/PTO 0 8 JUL 2004

FABRICATION METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT  
DEVICE

Technical Field

The present invention relates to a fabrication technique of a semiconductor integrated circuit device, particularly to a technique effective when applied to a step of depositing, by CVD (Chemical Vapor Deposition), a silicon film having an impurity ion introduced therein.

Background Art

As a material for a gate electrode of MISFET (Metal Insulator Semiconductor Field Effect Transistor), a polycrystalline silicon film having an impurity added thereto is, for example, employed. As the impurity to be added,  $\text{AsH}_3$ ,  $\text{PH}_3$  or the like can be used for an n-channel MISFET, while  $\text{B}_2\text{H}_6$  or the like can be used for a p-channel MISFET.

Such a polycrystalline silicon film can be formed, for example, by using a low-pressure CVD apparatus. There is a description on a low-pressure CVD apparatus in p 187, "Technological Dictionary of Semiconductor Equipment (Fourth Edition)" ed. by Semiconductor Equipment Association Japan, published by THE NIKKAN KOGYO SHIMBUN, LTD. on November 20, 1997.

The present inventors have however found that such a low-pressure CVD apparatus involves problems as described below.

The polycrystalline silicon film having an impurity added thereto as described above is formed as a material for a gate electrode of MISFET by a low-pressure CVD apparatus by inserting a semiconductor wafer into a deposition chamber, waiting for a predetermined time until the temperature in the deposition chamber becomes adequate while reducing the pressure in the deposition chamber to vacuum or not greater than atmospheric pressure and then introducing a film forming gas in the deposition chamber. At this time, the polycrystalline silicon film is formed not only over the surface of the semiconductor wafer but also over the inside walls of the deposition chamber. When the formation of a similar polycrystalline silicon film over a newly-fed semiconductor wafer follows, it is also necessary to wait for a predetermined time until the temperature in the deposition chamber increases to an adequate one while reducing the pressure in the deposition chamber to vacuum or not greater than atmospheric pressure. During this period, the impurity inevitably diffuses from the polycrystalline silicon film formed on the inside walls of the deposition chamber. This diffused impurity scatters to the newly-fed semiconductor wafer over which a

polycrystalline silicon film has not yet been formed and is introduced into the gate oxide film already formed over the surface of the previously-fed semiconductor wafer. This deteriorates the insulation properties of the gate oxide film.

An object of the present invention is to provide a technique of preventing, upon formation of an impurity-added polycrystalline film by a low pressure CVD apparatus, diffusion of an impurity into the inside walls of the deposition chamber from a similar polycrystalline film which has already been formed.

The above-described and the other objects and novel features of the present invention will be apparent from the description herein and accompanying drawings.

#### Disclosure of the Invention

Typical inventions, of those disclosed by the present application, will next be outlined briefly.

The present invention comprises the steps of: inserting a semiconductor substrate in a deposition chamber of a first film forming apparatus; heating the inside of the deposition chamber; and after the heating step, forming a silicon film added with a conductive impurity over the semiconductor substrate by a chemical film forming method, the heating step comprising:

(a) heating the inside of the deposition chamber while maintaining the pressure in the deposition chamber at atmospheric pressure; and

(b) after the step (a), heating the inside of the deposition chamber while reducing the pressure inside of the deposition chamber to vacuum or not greater than atmospheric pressure; wherein the step (a) needs more time than the step (b).

The present invention also comprises the steps of: forming an insulating film over a semiconductor substrate and then inserting the semiconductor substrate in a deposition chamber of a first film forming apparatus; heating the semiconductor substrate while maintaining the pressure in the deposition chamber at atmospheric pressure; after heating the semiconductor substrate, reducing the pressure in the deposition chamber to vacuum or not greater than atmospheric pressure while heating the semiconductor substrate; and forming a semiconductor film added with a conductive impurity over the insulating film by a chemical film forming method, wherein in the step of heating the semiconductor substrate while maintaining the pressure in the deposition chamber at atmospheric pressure, the semiconductor substrate is heated to a first temperature of the semiconductor substrate upon film formation of the semiconductor film or the semiconductor substrate is heated

to bring its temperature close to the first temperature.

The present invention also comprises the steps of forming an insulating film over a semiconductor substrate; inserting the semiconductor substrate into a deposition chamber of a first film forming apparatus; heating the semiconductor substrate to a first temperature while keeping the pressure in the deposition chamber at a first pressure; reducing the pressure in the deposition chamber to not greater than a second pressure while heating the semiconductor substrate; and forming a silicon film added with a conductive impurity over the insulating film of the semiconductor substrate heated to the first temperature by a chemical film forming method while maintaining the pressure in the deposition chamber at vacuum or a third pressure not greater than atmospheric pressure; wherein the second pressure is adjusted lower than the third pressure and the first pressure is higher than the third pressure.

The present invention still further comprises the steps of forming an insulating film over a semiconductor substrate; inserting the semiconductor substrate into a deposition chamber of a first film forming apparatus; heating the semiconductor substrate while keeping the pressure in the deposition chamber at first pressure; reducing the pressure in the deposition chamber to not greater than a second pressure while heating the

semiconductor substrate; and forming a silicon film added with a conductive impurity over the insulating film by chemical film formation means while keeping the pressure in the deposition chamber at vacuum or a third pressure not greater than atmospheric pressure; wherein the second pressure is adjusted lower than the third pressure, and in the silicon film forming step, the semiconductor substrate is heated to bring its temperature close to the first temperature while maintaining the first pressure higher than the third pressure.

#### Brief Description of the Drawings

FIG. 1 is a fragmentary cross-sectional view illustrating the fabrication method of a semiconductor integrated circuit device according to one embodiment of the present invention;

FIG. 2 is a fragmentary cross-sectional view illustrating the semiconductor integrated circuit device during a fabrication step following that of FIG. 1;

FIG. 3 is a schematic view illustrating the composition of a CVD apparatus to be used for the fabrication of the semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 4 is a time chart upon deposition of a polycrystalline silicon film during a fabrication step of

the semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 5 is a schematic view illustrating insulation properties of a gate oxide film when a polycrystalline silicon film is formed by the fabrication process of the semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 6 is a time chart upon deposition of a polycrystalline silicon film by another fabrication process used for comparison with that of the semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 7 is a schematic view illustrating the insulation properties of a gate oxide film when a polycrystalline silicon film is formed by a fabrication process different from that of the semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 8 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a fabrication step following that of FIG. 2;

FIG. 9 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during a fabrication step following that of FIG. 8;

FIG. 10 is a time chart upon deposition of a

polycrystalline silicon film during the fabrication step of a semiconductor integrated circuit device according to another embodiment of the present invention;

FIG. 11 is a fragmentary cross-sectional view illustrating the fabrication process of a semiconductor integrated circuit device according to a further embodiment of the present invention;

FIG. 12 is a fragmentary cross-sectional view of the semiconductor integrated circuit device during the fabrication step following that of FIG. 11;

FIG. 13 is a schematic view explaining the constitution of a CVD apparatus to be used for the fabrication of a semiconductor integrated circuit device according to a still further embodiment of the present invention;

FIG. 14 is a schematic view illustrating a wafer holder of the CVD apparatus as illustrated in FIG. 13 and the constitution of semiconductor substrates disposed over the wafer holder;

FIG. 15 is a time chart illustrating a pressure change in a deposition chamber upon deposition of a polycrystalline silicon film during the fabrication step of the semiconductor integrated circuit device according to a still further embodiment of the present invention; and

FIG. 16 is a time chart illustrating a temperature



change in a deposition chamber upon deposition of a polycrystalline silicon film during the fabrication step of the semiconductor integrated circuit device according to a still further embodiment of the present invention.

#### Best Mode for Carrying out the Invention

The embodiments of the present invention will hereinafter be described specifically based on accompanying drawings (in all the drawings for describing the below-described embodiments, elements having like function will be identified by like reference numerals and overlapping descriptions will be omitted).

##### (Embodiment 1)

The fabrication method of the semiconductor integrated circuit device according to this Embodiment 1 will be described in the order of FIGS. 1 to 9.

As illustrated in FIG. 1, a semiconductor substrate 1 made of single crystal silicon is heat treated to form a silicon oxide film (pad oxide film) as thin as about 10 nm over the main surface of the substrate. Then, after deposition of a silicon nitride film about 120 nm thick over the silicon oxide film by CVD, dry etching is conducted with a photoresist film as a mask to remove the silicon nitride film and silicon oxide film from an element isolation region.

By dry etching with the silicon nitride film as a mask, a groove about 350 nm deep is formed in the semiconductor substrate 1 in the element isolation region. The semiconductor substrate 1 is then heat treated to form a silicon oxide film as thin as about 10 nm over the inside walls of the groove in order to remove a damage layer formed over the inside walls of the groove by etching.

After deposition of a silicon oxide film 2 over the semiconductor substrate 1 by CVD, the semiconductor substrate 1 is heat treated to densify the silicon oxide film 2 to improve the quality of the silicon oxide film 2. With the silicon nitride film as a stopper, the silicon oxide film 2 is then polished by chemical mechanical polishing (CMP) to leave it inside of the groove, whereby an element isolating groove 3 having a planarized surface is formed.

The silicon nitride film remaining over the active region of the semiconductor substrate 1 is then removed by wet etching with hot phosphoric acid, followed by implantation of an impurity ion (for example, B (boron)) having a p type conductivity into the active region to form a p well 4. The semiconductor substrate 1 is then heat treated to form a clean gate oxide film (insulating film) 5 over the surface of the p well 4.

As illustrated in FIG. 2, a polycrystalline silicon

film 6 added with an impurity having an n type conductivity, for example,  $\text{PH}_3$  is deposited by CVD (chemical film forming method). The deposition of this polycrystalline silicon film 6 can be conducted using, for example, a batch system low pressure CVD apparatus (first film forming apparatus) as illustrated in FIG. 3. This low pressure CVD apparatus has, in a deposition chamber DC thereof, a wafer holder WH for holding thereon the semiconductor substrate 1. Into the deposition chamber DC, an  $\text{SiH}_4$  gas is fed through a tube TU1. The polycrystalline silicon film 6 can be formed by the thermal decomposition of this  $\text{SiH}_4$  gas. By feeding a  $\text{PH}_3$  gas into the deposition chamber DC from tubes TU2 and TU3,  $\text{PH}_3$  can be added to the polycrystalline silicon film 6. The  $\text{SiH}_4$  gas and  $\text{PH}_3$  gas introduced into the deposition chamber DC can be discharged from an exhaust port EX. The symbols in the drawing, that is, UU, U, CU, CL, L and LL are each an index of a height at which the semiconductor substrate 1 is held in the deposition chamber DC.

In this Embodiment 1, the polycrystalline silicon film 6 is formed in accordance with the time chart shown in FIG. 4. In the drawing, the symbol "T" stands for a time necessary for heating the inside of the deposition chamber DC before starting of the film formation and it can be defined by the capacity in the deposition chamber. The symbol "A" stands for a time necessary for heating the

inside of the deposition chamber under atmospheric pressure after the semiconductor substrate 1 is inserted into the deposition chamber DC, while the symbol "B" stands for a time necessary for the heating step when the pressure inside of the deposition chamber DC is reduced to vacuum or not greater than atmospheric pressure. The T is defined by the sum of A and B.

The polycrystalline silicon film 6 is inevitably formed not only over the semiconductor substrate 1 but also over the inside walls of the deposition chamber DC and over the tubes TU1, TU2 and TU3 in the deposition chamber DC as illustrated in FIG. 3. This CVD apparatus is used in repetition for the formation of the polycrystalline silicon film 6. When a new semiconductor substrate 1 is inserted into the deposition chamber DC, the polycrystalline silicon film 6 has already been formed over various places in the deposition chamber DC. When the deposition chamber DC is heated for long hours under such a state while maintaining the pressure in the deposition chamber DC at vacuum or not greater than the atmospheric pressure,  $\text{PH}_3$  contained in the polycrystalline silicon film 6, which has been formed over various places in the deposition chamber DC, is diffused from the polycrystalline silicon film 6. The resulting  $\text{PH}_3$  is then introduced into the gate oxide film 5 formed over the semiconductor substrate 1, and presumably deteriorates

the insulation properties of the gate oxide film 5.

The test made by the present inventors has revealed that diffusion of  $\text{PH}_3$  contained in the polycrystalline silicon film 6 formed over various places in the deposition chamber DC can be suppressed by carrying out the heating step under conditions satisfying the following equation:

$0.1 \times B \leq A \leq 13 \times B$ . The present inventors carried out another test by using a CVD apparatus equipped with a deposition chamber DC having a capacity of about 56 liters, specifying A and B to satisfy the above-described conditions, that is, about 45 minutes and about 15 minutes, respectively, and dividing the main surface of the semiconductor substrate 1 into 296 regions, and studied a deterioration of the insulation properties of the gate insulating film 5 in each divided region. In short, a voltage  $V_g$  is applied to the gate insulating film 5 of each region thus divided, and a current  $I_g$  caused to flow therethrough is measured. The time T is defined as about 60 minutes when the deposition chamber DC has a capacity of about 56 liters. As a result, when the semiconductor substrate 1 is held at a height of UU (refer to FIG. 3), a deterioration in insulation properties was detected in only 3 regions among the 296 regions, as illustrated in FIG. 5(a). When the semiconductor substrate 1 is held at a height of CL (refer to FIG. 3), a deterioration in the

insulation properties was detected in only 8 regions among the 296 regions as illustrated in FIG. 5(b). In FIG. 5, the symbol "A" or "D" means a region from which a deterioration in insulation properties was detected, while the symbol "/" means a region from which no deterioration in insulation properties was detected. In other words, by heating the deposition chamber DC while minimizing the time B necessary for heating the inside of the deposition chamber DC under vacuum or not greater than atmospheric pressure, relative to the time A necessary for heating in the deposition chamber DC under atmospheric pressure and then forming the polycrystalline silicon film 6, a deterioration in the insulation properties of the gate oxide film 5 can be prevented effectively without being influenced by the height at which the semiconductor substrate 1 is held in the deposition chamber DC.

On the other hand, when the heating step in the deposition chamber DC under atmospheric pressure is omitted, that is, when  $T=B$ ,  $PH_3$  is diffused from the polycrystalline silicon film 6 formed over various places in the deposition chamber DC as soon as the heating step defined by B is started. The  $PH_3$  is therefore introduced into the gate oxide film 5 formed over the semiconductor substrate 1 and deteriorates the insulation properties of the gate oxide film 5. Under such conditions, the present inventors made

a similar test to that described referring to FIG. 5. As a result, when the semiconductor substrate 1 is held at a height of UU (refer to FIG. 3), a deterioration in insulation properties was detected in 162 regions among the 296 regions as illustrated in FIG. 7(a). When the semiconductor substrate 1 is held at a height of CL (refer to FIG. 3), a deterioration in the insulation properties was detected in 140 regions among the 296 regions as illustrated in FIG. 7(b). In FIG. 7, "A", "C" and "D" each means a region in which a deterioration in insulation properties was detected, while "/" means a region in which no deterioration in insulation properties was detected. In consideration of the test results in combination with those shown in FIG. 5, it can be confirmed that diffusion of  $\text{PH}_3$  from the polycrystalline silicon film 6 formed over various places in the deposition chamber DC can be prevented effectively by heating the inside of the deposition chamber DC under atmospheric pressure after insertion of the semiconductor substrate 1 into the deposition chamber DC. This makes it possible to effectively prevent a deterioration in the insulation properties of the gate oxide film 5.

As illustrated in FIG. 8, with a photoresist film (not illustrated) patterned by photolithography as a mask, the polycrystalline silicon film 6 is dry etched to form a

gate electrode 6N.

After removal of the photoresist film, a silicon oxide film is deposited over the semiconductor substrate 1 by CVD. Anisotropic etching of the silicon oxide film is conducted by reactive ion etching (RIE), whereby side wall spacers 7 are formed over the side walls of the gate electrode 6N. An impurity (such as P) having an n type conductivity is implanted to form, in the p wells 4 on both sides of the gate electrode 6N, n type semiconductor regions 8 constituting the source and drain regions of an n channel MISFET. Alternatively, it is possible to form lightly doped n type semiconductor regions prior to the formation of the side wall spacers 7, and heavily doped n type semiconductor regions after the formation of the side wall spacers 7. By the steps so far described, an n channel MISFET can be fabricated.

After washing the surface of the semiconductor substrate 1, a Co (cobalt) film (not illustrated) is deposited over the semiconductor substrate 1, for example, by sputtering. The semiconductor substrate 1 is then heat treated at about 600°C to cause silicidation reaction on the interface between the Co film and each of the n type semiconductor regions 8 and gate electrode 6N to form a  $\text{CoSi}_2$  layer 10. Since this  $\text{CoSi}_2$  layer 10 is formed, it is possible to prevent occurrence of an alloy spike which will



otherwise be formed between the semiconductor substrate 1 and an interconnect formed over the n type semiconductor regions 8 in a step described later.

After removal of the unreacted Co film by etching, heat treatment is conducted at about 700°C to 800°C to lower the resistance of the  $\text{CoSi}_2$  layer 10. This makes it possible to reduce the contact resistance between the interconnect and the n type semiconductor regions 8.

As illustrated in FIG. 9, an interlayer insulating film 11 is formed over the n channel type MISFETQn, followed by dry etching of the interlayer insulating film 11 with a photoresist film as a mask to form a through-hole 12 over the n type semiconductor regions 8. Then, an interconnect 14 is formed over the interlayer insulating film 11, whereby the semiconductor integrated circuit device of this Embodiment 1 is fabricated. The interlayer insulating film 11 is formed, for example, by depositing a silicon oxide film by CVD. The interconnect 14 is formed, for example, by depositing a metal film such as W or Al alloy over the interlayer insulating film 11 by sputtering and then patterning the metal film by dry etching with a photoresist film as a mask. A multilayer interconnects may be formed by repeating the steps of forming the interlayer insulating film 11, through-hole 12 and interconnect 14 in plural times.

(Embodiment 2)

In the fabrication method of a semiconductor integrated circuit device according to this Embodiment 2, the polycrystalline silicon film 6 (refer to FIG. 2) is formed in accordance with a time chart different from that described with reference to FIG. 4 in Embodiment 1.

The semiconductor integrated circuit device according to Embodiment 2 is fabricated in a similar manner to that of Embodiment 1 until the steps described referring to FIG. 1. Then, the semiconductor substrate 1 is inserted into the deposition chamber DC of the CVD apparatus as illustrated in FIG. 3. In accordance with the time chart of FIG. 10, a polycrystalline silicon film 6 is formed. In this Embodiment 2, the pressure in the deposition chamber DC is reduced to vacuum or not greater than atmospheric pressure immediately after the insertion of the semiconductor substrate 1 into the deposition chamber DC and heat treatment in the deposition chamber DC is conducted. The time T necessary for heating the inside of the deposition chamber DC before starting of the formation of the polycrystalline silicon film 6 is similar to that of Embodiment 1, but during this heating step defined by the symbol T, deposition of a thin non-doped polycrystalline silicon film 6 is carried out. With this non-doped polycrystalline silicon film 6, the gate oxide film 5 is

covered so that even if heating inside of the deposition chamber DC while reducing the pressure in the deposition chamber DC to vacuum or not greater than atmospheric pressure causes diffusion of  $\text{PH}_3$  from the polycrystalline silicon film 6 which has already been formed over various places in the deposition chamber DC, the non-doped polycrystalline silicon film 6 protects the gate oxide film 5 and can prevent introduction of  $\text{PH}_3$  into the gate oxide film 5. In this Embodiment 2, by the heating step as defined by the T after the formation of such a non-doped polycrystalline silicon film 6, the intended polycrystalline silicon film 6 added with  $\text{PH}_3$  is deposited.

Then, by employing similar steps to those described referring to FIGS. 8 and 9 in Embodiment 1, the semiconductor integrated circuit device according to Embodiment 2 is fabricated.

(Embodiment 3)

The fabrication method of a semiconductor integrated circuit device according to this Embodiment 3 will next be described based on FIGS. 11 and 12.

The fabrication method of the semiconductor integrated circuit device according to Embodiment 3 is similar to that of Embodiment 1 until the steps as described referring to FIG. 1. Then, as illustrated in FIG. 11, a thin intrinsic polycrystalline silicon film 6A is

deposited over the semiconductor substrate 1 by using a film forming apparatus (second film forming apparatus) different from the CVD apparatus as described with reference to FIG. 3 in Embodiment 1. By this deposition, the gate oxide film 5 is covered with the intrinsic polycrystalline silicon film 6A. Described specifically, even if  $\text{PH}_3$  is diffused from the polycrystalline silicon film 6 which has already been formed over various places in the deposition chamber DC upon subsequent deposition of a new polycrystalline silicon film 6 added with  $\text{PH}_3$  by the CVD apparatus as described based on FIG. 3 in Embodiment 1, the intrinsic polycrystalline silicon film 6 protects the gate oxide film 5 and prevents the  $\text{PH}_3$  from being introduced into the gate oxide film 5. As a result, a deterioration in the insulation properties of the gate oxide film 5 can be prevented.

As illustrated in FIG. 12, another polycrystalline silicon film 6 is deposited by CVD over the intrinsic polycrystalline silicon film 6, followed by the steps similar to those described using FIGS. 8 and 9 in Embodiment 1, whereby the semiconductor integrated circuit device of this Embodiment 3 is fabricated.

(Embodiment 4)

In this Embodiment 4, more specific supplementary explanation to the Embodiment 1 will be given.

FIG. 13 illustrates a more detailed constitution of the low pressure CVD apparatus described referring to FIG. 3 in Embodiment 1.

As illustrated in FIG. 13, a wafer holder can be moved vertically between the deposition chamber DC and a transfer chamber TA disposed below the deposition chamber DC. After a predetermined number of semiconductor substrates 1 are placed on the wafer holder WH in the transfer chamber TA, the wafer holder WH is lifted into the deposition chamber DC. After completion of the formation of a polycrystalline silicon film 6 (semiconductor film (refer to FIG. 2)) over the semiconductor substrate 1, the wafer holder WH goes down to the transfer chamber TA again. Thus, the low pressure CVD apparatus of this Embodiment has a vertical deposition chamber DC.

In the transfer chamber TA, a cassette shelf CT is formed for disposing wafer cassettes therein. In the wafer cassette CA, a plurality of the semiconductor substrates 1 can be stored. In this Embodiment, the temperature inside of the transfer chamber TA is room temperature (about 20°C).

In the transfer chamber TA, disposal of the semiconductor substrate 1 on the wafer holder WH and ejection, from the wafer holder WH, of the semiconductor substrate 1 over which the polycrystalline silicon film 6 has been formed are carried out by a carrier robot. This

carrier robot has a plurality of carrier arms ARM for carrying the semiconductor substrate 1 while causing the backside thereof to adsorb to the arms. By the vertical, horizontal and rotary movements, it takes out a plurality of the semiconductor substrates 1 simultaneously from the wafer cassette CA and disposes these semiconductor substrates 1 on the wafer holder WH. When a predetermined number of the semiconductor substrates 1 (about 150 substrates when the diameter of the semiconductor substrate 1 is about 150 mm (about 6 inch)) are placed on the wafer holder WH, the wafer holder WH goes up to the deposition chamber DC and the polycrystalline silicon film 6 is formed over each semiconductor substrate 1. When the formation of the polycrystalline silicon film 6 has finished, the wafer holder WH goes down to the transfer chamber TA, the carrier robot CR takes out the semiconductor substrate 1 from the wafer holder WH and stores it in the wafer cassette CA.

The deposition chamber DC has, outside thereof, heaters H1, H2, H3 and H4 for heating the deposition chamber DC. Heating by these heaters H1, H2, H3 and H4 makes it possible to constantly keep the temperature inside of the deposition chamber DC at from 500 to 600°C.

These heaters H1, H2, H3 and H4 can be set at respective temperatures and a temperature gradient can be formed for the heating of the deposition chamber DC. When

the film forming gases, that is,  $\text{SiH}_4$  and  $\text{PH}_3$  gases are introduced from the lower part of the deposition chamber DC, the temperatures of the heaters are set so that the heating temperatures become higher from the heater H4 installed at the relatively lower part of the deposition chamber toward the heater 1 installed at the relatively upper part of the deposition chamber DC. The film forming gases introduced from the lower part of the deposition chamber DC go up while being thermally decomposed. The film forming gases therefore slows down its pace of thermal decomposition as they go up toward the upper part of the deposition chamber DC. In other words, it becomes difficult to deposit the polycrystalline silicon film 6 over the semiconductor substrate 1. As described above, by forming a temperature gradient so that the heating temperature becomes higher from the heater 4 toward the heater 1, thermal decomposition of the film forming gases can be promoted even at the upper part of the deposition chamber DC. Since it is possible to set the temperatures of the heaters H1, H2, H3 and H4, respectively, the deposition chamber can of course be heated by the heaters set at almost the same temperature.

In this Embodiment 4, four heaters H1, H2, H3 and H4 are installed outside of the deposition chamber DC. It is also possible to use one heater or plural heaters except

four insofar as similar heating to that by the four heaters H1, H2, H3 and H4 can be attained. The plural heaters different in size can also be installed.

FIG. 14 is a schematic view illustrating the method of disposing the semiconductor substrate 1 on the wafer holder WH. In FIG. 14, illustration of the semiconductor substrate 1 (which will be a product) over which the semiconductor integrated circuit device of this Embodiment is to be formed in practice is omitted.

In this Embodiment, about 150 semiconductor substrates 1 having a diameter of about 150 mm (6 inches) are disposed in the wafer holder WH. Of these, the 20 ones disposed at the bottom part and the 5 ones disposed at the top part of the wafer holder WH are dummy wafers DW for rectifying the film forming gases in the deposition chamber DC during film formation. Between the upper and bottom dummy wafers DW, several monitor wafers MW (for example, 5 wafers) are disposed at proper distances. These monitor wafers MW are inserted in order to measure the concentration of  $\text{PH}_3$  doped into the polycrystalline silicon film 6 and to measure the thickness of the deposited polycrystalline silicon film 6. These dummy wafers DW and monitor wafers MW are prepared separately from the semiconductor substrates 1 over which the semiconductor integrated circuit device of this Embodiment is to be



formed in practice.

FIG. 15 illustrates, of the time charts illustrated in FIGS. 4 and 6 in Embodiment 1, a pressure change in the deposition chamber DC until the formation of the polycrystalline silicon film 6 is started. FIG. 16 illustrates a temperature change of the semiconductor substrate 1 with the passage of time until the formation of the polycrystalline silicon film 6 is started. The pressure change illustrated in FIG. 15 and temperature change illustrated in FIG. 16 each starts when the insertion of the wafer holder WH into the deposition chamber DC is completed. In the time chart illustrated in FIG. 6 of Embodiment 1, pressure reduction in the deposition chamber DC is started as soon as the insertion of the wafer holder WH into the deposition chamber DC is completed. In spite of the intention to start pressure reduction as soon as the insertion of the wafer holder WH into the deposition chamber DC is completed, pressure reduction in most cases starts after some time lag (for example, several seconds) in practice. FIG. 15 illustrates a pressure change in consideration of such a time lag. In this Embodiment, the heaters H1, H2, H3 and H4 used for heating of the deposition chamber DC are all set at a similar temperature and a temperature gradient is not formed for the heating of the deposition chamber DC.

FIG. 15 shows the time spent for heating of the deposition chamber DC until the pressure reduction in the deposition chamber is started. In this diagram, the symbol A means the time of the time chart (corresponding to FIG. 4 in Embodiment 1) in the film forming unit of this Embodiment, while the symbol A1 means the time of the time chart (corresponding to FIG. 6 in Embodiment 1) in the film forming means employed for comparison with that of this Embodiment.

The temperature of the semiconductor substrate 1 shown in FIG. 16 is that of the semiconductor substrate 1 (first semiconductor substrate) disposed at the lowest part of the wafer holder WH among the semiconductor substrates 1 disposed therein. Since upon insertion of the wafer holder WH into the deposition chamber DC, the insertion of the upper part of the wafer holder WH starts first and the temperature inside of the deposition chamber DC is heated constantly from about 500°C to 600°C, the semiconductor substrate 1 disposed at a relatively upper part is heated during the insertion of the wafer holder WH into the deposition chamber DC. When the insertion of the wafer holder WH into the deposition chamber DC is completed, there exists, for example, a temperature difference such that the semiconductor substrate 1 at the top part and the semiconductor substrate 1 at the lowest part, for example,

are about 300°C and about 200°C, respectively. Even when the semiconductor substrate 1 at the top part reaches a temperature permitting film formation by heating through the heaters H1, H2, H3 and H4, the semiconductor substrate 1 at the lowest part does not always reach a temperature permitting film formation. In other words, it is possible to judge whether all the semiconductor substrates 1 disposed in the wafer holder WH have reached the temperature permitting film formation or not, by confirming that the semiconductor substrate 1 at the lowest part reaches the temperature permitting film formation. When a temperature gradient is formed for the heating by the heaters H1, H2, H3 and H4 and thereby, a semiconductor substrate 1 other than the semiconductor substrate 1 at the lowest part reaches the temperature permitting film formation last, it is only necessary to observe a temperature change in the semiconductor substrate 1 other than the semiconductor substrate 1 at the lowest part.

As illustrated in FIG. 15, in the film forming means according to this Embodiment, pressure reduction in the deposition chamber DC is started after the insertion of the semiconductor substrate 1 into the deposition chamber DC is completed and the semiconductor substrate 1 is heated to at least about 90% of the temperature (first temperature (for example, about 500°C)) at which the film formation can be

started. In this Embodiment, "at least about 90% of the temperature" is based on the degrees Celsius. As described above, the temperature in the deposition chamber DC is constantly heated to about 500 to 600°C. This means that the semiconductor substrate 1 can be maintained at a temperature permitting film formation so that when the temperature reaches a temperature permitting film formation, the temperature change of the semiconductor substrate 1 stops and becomes stable. Until the pressure reduction is started, the pressure in the deposition chamber DC is kept at atmospheric pressure (first pressure). In other words, the deposition chamber DC is kept at a pressure (first pressure) at least equal to the pressure (third pressure) under which the film formation is conducted.

The time until the pressure reduction in the deposition chamber DC is started after the insertion of the wafer holder WH into the deposition chamber DC is designated as "A". The pressure reduction in the deposition chamber DC stops when the pressure in the deposition chamber DC becomes that permitting film formation and the deposition chamber DC is maintained at this pressure. In other words, after the pressure of the deposition chamber DC is reduced to a pressure (second pressure) not greater than a pressure (third pressure) under which the film formation is conducted, a film forming

gas for forming a film in the deposition chamber DC is fed and film formation is conducted under the pressure for film formation.

In the case of the film forming means compared with that of this Embodiment, although some interval time A1 exists until the starting of the pressure reduction in the deposition chamber DC after the wafer holder WH is inserted into the deposition chamber DC, the pressure reduction in the deposition chamber DC is started almost just after the insertion of the wafer holder WH into the deposition chamber DC. In other words, the pressure reduction in the deposition chamber DC is conducted before the temperature of the semiconductor substrate 1 reaches a temperature permitting film formation. The semiconductor substrate 1 is therefore heated in the deposition chamber DC under a pressure close to vacuum compared with that in the film forming means of this Embodiment. This makes it difficult to increase the temperature of the semiconductor substrate 1 compared with that in the film forming means of this Embodiment (refer to FIG. 16). As in the film forming means of this Embodiment, pressure reduction in the deposition chamber DC stops when the pressure in the deposition chamber DC becomes a pressure permitting film formation and under this pressure, the inside of the deposition chamber DC is maintained.

Both in the film forming means of this Embodiment and the film forming means compared therewith, the pressure reduction in the deposition chamber DC is carried out within a time short enough not to generate foreign matters in the deposition chamber DC. This is because when another treatment is conducted during pressure reduction, there is a danger of foreign matters being involved in the deposition chamber DC and when the foreign matters are involved in the deposition chamber DC, there is a fear of a deterioration in the quality of the polycrystalline silicon film thus formed.

The present invention completed by the present inventors was described based on some embodiments of the present invention. It should however be borne in mind that the present invention is not limited to them. It is needless to say that it can be modified within an extent not departing from the scope of the invention.

For example,  $\text{PH}_3$  was added to the polycrystalline silicon film in the above-described embodiment, but  $\text{AsH}_3$  may be added, instead.

In the above-described embodiment, an n-channel MISFET was formed, but the fabrication method of a semiconductor integrated circuit device according to the present invention can also be applied to the formation of a p channel MISFET. In this case,  $\text{B}_2\text{H}_6$  or the like is added

to the polycrystalline silicon film which will be a gate electrode.

The above-described formation method of a polycrystalline silicon film can be applied not only to the formation of a polycrystalline silicon film which is to be a gate electrode material but also to the formation of a polycrystalline silicon film which is to be a lower electrode of the capacitor of DRAM.

#### Industrial Applicability

The present invention can be applied to the fabrication step of a semiconductor integrated circuit device including MISFET and DRAM (Dynamic Random Access Memory) and the fabrication step of a micromachine.